ESL Synthesis

Catapult C Synthesis

• Catapult C Synthesis is a high-level synthesis tool for ASIC and FPGA hardware designers who need to deliver optimal implementations with aggressive time-to-market requirements.
• More Info

Functional Verification

• The industry's only proven Sequential Logic Equivalence Checker
• White Papers

SLEC System

• SLEC System verifies RTL designs and system-level models without testbenches or assertions.
• White Papers | More

SLEC System-HLS

• SLEC System-HLS comprehensively verifies the RTL generated by High Level Synthesis (HLS) tools.
• White Papers | More

SLEC RTL

• SLEC RTL allows designers to confidently make complex power and performance optimizations.
• White Papers | More

SLEC Pro

• SLEC Pro formally verifies PowerPro power optimizations.
• White Papers | More

Power Optimization

• RTL power optimization products and flows.
• White Papers

PowerPro CG

• PowerPro CG automates RTL power optimization.
• White Papers | More

PowerPro MG

• PowerPro MG automates memory power optimization.
• White Papers | More

PowerPro Analyzer

• The industry's most accurate RTL power analysis tool.
• White Papers | More

PowerAdviser Flow

• Ensures designs are power optimized to the fullest extent.
• More